Heterogeneous Integration of Boost Power Supply and On-Chip Solar Cell using triple well CMOS Process

電気学会 電子図書館 Verified independent store

→

カテゴリ: 論文誌(論文単位)グループ名: 【C】電子・情報・システム部門発行日: 2018/01/01タイトル(英語): Heterogeneous Integration of Boost Power Supply and On-Chip Solar Cell using triple well CMOS Process著者名: Kazuma Igara shi (Faculty of Science and Technology, Keio University), Yoshimasa Minami (Faculty of Science and Technology, Keio University), Nobuhiko Nakano (Faculty of Science and Technology, Keio University)著者名(英語): Kazuma Igarashi (Faculty of Science and Technology, Keio University), Yoshimasa Minami (Faculty of Science and Technology, Keio University), Nobuhiko Nakano (Faculty of Science and Technology, Keio University)キーワード: DC-DC converter，On-chip solar cell，CMOS要約(英語): We have been proposed on-chip power supply system for a micro system. This power supply system operates application circuit, to achieve a stand-alone chip, referred to as a micro system. In this work, we fabricate the chip to evaluate the on-chip boost power supply that consists of photovoltaic device, ring oscillator and DC-DC boost converter on the same die. The solar cell using N-well and P-substrate outputs about 500 mV and several μW under about 7600 lx lighting. This solar cell generates negative voltage to the P-substrate but the photoelectric conversion efficiency is much higher than the solar cell generates positive voltage. In this work, the integration method is shown to realize the solar cell with negative voltage output and bootstrap charge pump(BSCP) DC-DC converter using triple well technology. The performance of newly designed BSCP DC-DC converter using MIM capacitor and previously designed BSCP DC-DC converter using MOS capacitor are compared. The converter using MIM capacitor shows the much higher voltage conversion ratio than the converter using MOS capacitor. However, designed on-chip power supply system shows a large variation of the output voltage. We discuss the variation and mismatch with simulation considering parasitic capacitances using corner simulation.本誌: 電気学会論文誌C（電子・情報・システム部門誌） Vol.138 No.1 （2018） 特集：電子回路関連技術本誌掲載ページ: 41-49 p原稿種別: 論文／英語電子版へのリンク: https://www.jstage.jst.go.jp/article/ieejeiss/138/1/138_41/_article/-char/ja/ Show more